

Memory-Efficient Object-Oriented Programming on GPUs

Matthias Springer Thesis Exam, 07/30/2019



Outline

- 1. Details of DynaSOAr: Allocation/Deallocation by Example
- 2. Comparison of DynaSOAr with other (Lock-free) GPU Allocators
- 3. Overhead of Ikra-Cpp / DynaSOAr Data Layout DSL
- 4. Integration of **DynaSOAr with OpenMP**/...



Tokyo Institute of Technology

"Explain Details of the DynaSOAr Algorithm"



all blocks have same size (bytes)

Heap Layout

same type \rightarrow same capacity (46) -

heap: array of *M* blocks





Tokvo Institute of Technolog

Object Allocation

- 1. **Select** *active[T]* block for allocation. Initialize a new active[T] block if none found.
- 2. **Reserve** object slot in selected block.
- 3. **Update** block state bitmaps (*indices*).

	Alg	gorithm 1: DAllocatorHandle:	allocate <t>() : T*</t>	GPU
	1 re	epeat	⊳ Infinite	loop if OOM
	2	bid \leftarrow active[T]. <i>try_find_set(</i>);	Find and return the position of	f any set bit.
	3	if bid = FAIL then		⊳ Slow path
	4	bid \leftarrow free. <i>clear(</i>);	▷ Find and clear a set bit atomically, ret	urn position.
	5	<i>initialize_block</i> <t>(bid);</t>	⊳ Set type ID, initialize obj	ect bitmaps.
2	6	allocated[T].set(bid);		
	7	active[T]. <i>set</i> (bid);		
	8	▲ alloc ← heap[bid].reserve();	▷ Reserve an object slot	. See Alg. 7.
	9	if alloc \neq <i>FAIL</i> then		
	10	$ $ ptr \leftarrow make_pointer(bid, all	oc.slot);	
	11	$t \leftarrow heap[bid].type;$	⊳	Volatile read
3	12	→ if alloc.state = <i>FULL</i> then	active[t]. <i>clear</i> (bid) ;	
	13	if $t = T$ then return ptr ;		
	14	_ <i>deallocate</i> <t>(ptr);</t>	Dype of block has change	ed. Rollback.
	15 u i	ntil false;		



Walk through **allocation** with two concurrent threads.





allocat	ed[Spri	nal	a







allocated[Spring]									





								[
а	lloc	cat	e	d[Sprir	າດ	1		6





	_	_	_		_	_	-
al	loc	at	ed	[Sp	rir	nal	Ľ

active[Spring]



alloc	ated	d[Sprir	ng	1	

active[Spring]





allocate	d[Sprir	ng]	

active[Spring]



Challenges in Object Allocation

- We use block state bitmaps for finding active blocks, but those bitmaps may be (temporarily) inconsistent.
 - Source of truth: Values stored inside block.
 - Bitmaps are only **indices** and they may not always be correct.
 - *Solution:* Use bitmaps for finding blocks quickly, then double check by looking at block.
 - Slot reservation is **optimistic**.
 - Assuming that block state has not changed. Otherwise, we have to **rollback**.
- Block selection and block reservation together are not atomic.
 - E.g.: Two threads may select the same block with only one free object slot. Only one thread can succeed with slot reservation.
 - Assumption in BLock::reserve(): Block has at least 1 free object slot and is of type T.
 - This assumption may sometimes be violated, in which case we retry.



Walk through **deallocation** with one thread.



Tokyo Institute of Technolog

1 Block Deletion by Example

heap array of *M* blocks PullNode (free) (free) (free) Spring Node Node Node ... block (multi)state bitmaps: (2 per type + 1 global, M bits per bitmap) object allocation bitmap ... object iteration bitmap free Algorithm 2: DAllocatorHandle::dealloca type id + padding 0x01 1 bid $\leftarrow extract_block(ptr);$ allocated[Node] active[Node] NodeBase*[64] Spring::n1 2 slot $\leftarrow extract_slot(ptr);$ data segment ... NodeBase*[64] Spring::n2 3 state \leftarrow heap[bid].*deallocate*(slot); allocated[PullNode] active[PullNor (SOA arravs) float[64] Spring::initial length 4 **if** state = *FIRST* **then** incl. inherited fields float[64] Spring::stiffness ... active[T].set(bid); float[64] Spring::max force 5 allocated[Spring] active[Spring] int[64] Spring::bfs distance 6 else if state = *EMPTY* then (no bitmaps for abstract class NodeBas if *invalidate(bid)* then 7 $t \leftarrow heap[bid].type;$ 8

active[t].clear(bid);

free.set(bid);

allocated[t].*clear*(bid);

9

10

11



Tokyo Institute of Technolog

② Block Deletion by Example

heap array of *M* blocks PullNode (free) (free) (free) Spring Node Node Node ... dealloc block (multi)state bitmaps: (2 per type + 1 global, *M* bits per bitmap) object allocation bitmap ... object iteration bitmap free Algorithm 2: DAllocatorHandle::dealloca type id + padding 0x01 1 bid $\leftarrow extract_block(ptr);$ allocated[Node] active[Node] NodeBase*[64] Spring::n1 2 slot $\leftarrow extract_slot(ptr);$ data segment NodeBase*[64] Spring::n2 $3 \text{ state} \leftarrow \text{heap[bid]}.deallocate(slot);$ allocated[PullNode] active[PullNet (SOA arravs) float[64] Spring::initial length 4 **if** state = *FIRST* **then** incl. inherited fields float[64] Spring::stiffness ... active[T].set(bid); float[64] Spring::max force 5 allocated[Spring] active[Spring] 6 **else if** state = *EMPTY* **then** int[64] Spring::bfs distance (no bitmaps for abstract class NodeBas if *invalidate(bid)* then 7 $t \leftarrow heap[bid].type;$ 8

active[t].clear(bid);

free.set(bid);

allocated[t].*clear*(bid);

9

10

11



Tokyo Institute of Technolog

③ Block Deletion by Example

heap array of *M* blocks PullNode (free) (free) (free) Spring Node Node Node ... -----block (multi)state bitmaps: (2 per type + 1 global, *M* bits per bitmap) object allocation bitmap ... object iteration bitmap free Algorithm 2: DAllocatorHandle::dealloca type id + padding 0x01 1 bid $\leftarrow extract_block(ptr);$ allocated[Node] active[Node] NodeBase*[64] Spring::n1 2 slot $\leftarrow extract_slot(ptr);$ data segment NodeBase*[64] Spring::n2 3 state \leftarrow heap[bid].*deallocate*(slot); allocated[PullNode] active[PullNor (SOA arravs) float[64] Spring::initial length 4 **if** state = *FIRST* **then** incl. inherited fields float[64] Spring::stiffness ... active[T].set(bid); float[64] Spring::max force 5 allocated[Spring] active[Spring] int[64] Spring::bfs distance 6 else if state = *EMPTY* then (no bitmaps for abstract class NodeBas if invalidate(bid) then 7 $t \leftarrow heap[bid].type;$ 8 Can I delete this active[t].clear(bid); 9 block now? allocated[t].*clear*(bid); 10 free.set(bid); 11 20







Challenges of Object Deallocation

- The basic problem is **Safe Memory Reclamation** (SMR).
 - A notoriously different problem in lock-free algorithms with lots of literature.
 - *Common solutions:* Epoch-based reclamation [1], hazard pointers [2].
- DynaSOAr's approach: **Block invalidation**
 - Set all object slots to "1", so that the block appears to be completely full to other threads.
 - Remove block from the active[T] index, so that other threads will no longer find it.
 - Reinitialize object allocation bitmap to all zeros upon block initialization.
 - Although unlikely, some allocating threads may sleep during the above points and resume allocation in a newly initialized block of now different type. They can detect such problems by checking the type of the block. **Rollback** if necessary.
 - *Crucial design choice:* **All blocks have the same structure.** Same #bytes and object allocation bitmaps are always at the same offset, regardless of block type.

[1] K. Fraser. Practical Lock-Freedom. PhD thesis, University of Cambridge Computer Laboratory. 2004.
 [2] M. Maged. Hazard Pointers: Safe Memory Reclamation for Lock-Free Objects. In: IEEE Transactions on Parallel and Distributed Systems. 2004.



- Although unlikely, some allocating threads may sleep during the above points and resume Ο allocation in a newly initialized block of now different type. They can detect such problems by checking the type of the block. **Rollback** if necessary.
- *Crucial design choice:* **All blocks have the same structure.** Same #bytes and object Ο allocation bitmaps are always at the same offset, regardless of block type.

Ο

Ο

Ο

Ο

0

[1] K. Fraser. Practical Lock-Freedom. PhD thesis, University of Cambridge Computer Laboratory. 2004. [2] M. Maged. Hazard Pointers: Safe Memory Reclamation for Lock-Free Objects. In: IEEE Transactions on Parallel and Distributed Systems. 2004.



Challenges of Object Deallocation

- The basic problem is **Safe Memory Reclamation** (SMR).
 - A notoriously different problem in lock-free algorithms with lots of literature.
 - *Common solutions:* Epoch-based reclamation [1], hazard pointers [2].
- DynaSOAr's approach: **Block invalidation**
 - Set all object slots to "1", so that the block appears to be completely full to other threads.
 - Remove block from the active[T] index, so that other threads will no longer find it.
 - Reinitialize object allocation bitmap to all zeros upon block initialization.
 - Although unlikely, some allocating threads may sleep during the above points and resume allocation in a newly initialized block of now different type. They can detect such problems by checking the type of the block. **Rollback** if necessary.
 - *Crucial design choice:* **All blocks have the same structure.** Same #bytes and object allocation bitmaps are always at the same offset, regardless of block type.

[1] K. Fraser. Practical Lock-Freedom. PhD thesis, University of Cambridge Computer Laboratory. 2004.
 [2] M. Maged. Hazard Pointers: Safe Memory Reclamation for Lock-Free Objects. In: IEEE Transactions on Parallel and Distributed Systems. 2004.



東京上業大学 Tokyo Institute of Technolog

"Compare DynaSOAr with other Lock-free Allocators"

ScatterAlloc [1]

- Super block \rightarrow Region \rightarrow Page \rightarrow Chunk
- Chunk size fixed after first allocation within page.
 - Assumption: Many small same-size allocations. (Same in DynaSOAr.)
- Page usage table modified with atomic bit-wise operations.
- Allocation algorithm
 - Select page by hashing (linear probing)
 SM ID and allocation size.
 - Skip regions with high fill level.
- Super Block chunksize count bitfield 128 active super block[,] 6 chunksize count bitfield 32 47 Super Block **Region Information** 10001000100011101 Page Usage Table 01000010001111001 00100101000111001 Pages 10000010000010001 11111001010010101 01010010011101101 001 101 011 010 001 111 111 101 001 110 010 111 000 101 001 011 001 101 001 000 000 111 010 101 100 110 101 Super Block 110 111 001 001 011 100 101 101 111 101 111 100 101 010 001 111 101 001 101

- **Trade higher fragmentation for faster allocation**. (Opposite of DynaSOAr.)
- Deleting a page requires a **lock** (similar to invalidation in DynaSOAr).

^[1] M. Steinberger, et. al. ScatterAlloc: Massively Parallel Dynamic Memory Allocation for the GPU. In: InPar 2012.

XMalloc [2]

- Memoryblk. \rightarrow Superblk. \rightarrow Basicblk. \rightarrow Coal.blk.
- Lock-free free lists for empty *basicblocks* (for pre-determined sizes).



- Simultaneous alloc. requests of the same warp are **combined**: Request one *basicblock* and subdivide into *coalescingblocks* to deliver to threads.
- Unclear how SMR is solved.

[2] X. Huang, et. al. XMalloc: A Scalable Lock-free Dynamic Memory Allocator for Many-core Machines. In: CIT 2010.

using same technique in DynaSOAr

FDGMalloc [3]

- Private heaps: One heap per warp. (Similar to Hoard [4].)
- Programming Interface
 - malloc: Allocate memory in private heap.
 (Less contention/competition among threads.)
 - No free operation. Can only **free an entire private heap**.
 - Efficient memory allocation via bump pointer allocation.
 - SMR is trivial (delete everything).
- Not expressive enough for SMMO.

[3] S. Widmer, et. al. Fast Dynamic Memory Allocator for Massively Parallel Architectures. In: GPGPU-6.

[4] E. D. Berger, et. al. Hoard: A Scalable Memory Allocator for Multithreaded Applications. In: ASPLOS 2000.





東京工業大字

TBuddy/UAlloc [5]

[5] I. Gelado, M. Garland. **Throughput-Oriented GPU Memory Allocation**. In: PPoPP 2019.

• Large allocations: *TBuddy*, Small allocations: *UAlloc*



- Check semaphore (thread-safe counter) to see if block available.
- Select block of suitable size and maybe split a higher-order block.
- Updating the tree requires locking.



- Arena (per-SM) \rightarrow Chunk \rightarrow Bin \rightarrow Block
- Bitmaps to keep track of chunk/bin usage.
- Alloc.: Find bin in free list. If none, init. from chunk list.
- Chunks are allocated with TBuddy.
- Unclear how SMR is solved.

hierarchical bitmaps in DynaSOAr are lock-free!



Conclusion

- Other allocators have a hierarchy of containers (different kind of blocks) to find free memory fast. DynaSOAr has a hierarchical index instead!
 This simplifies the design.
- Other allocators are **memory allocators**, DynaSOAr is an **object allocator**.
 - Therefore, they cannot apply data layout optimizations (such as SOA).
- Other allocators trade higher fragmentation for faster (de)allocations.
 DynaSOAr does the opposite!
- W.r.t. lock freedom: All GPU allocators based on **atomic operations and retry loops**. Some allocators use a technique similar to **block invalidation**.
- Many different designs for CPU allocators. **Private heaps** are common.
 - E.g.: [6] uses privates heaps, hazard pointers for SMR, blocks states similar to DynaSOAr.



"Explain the Overhead of Ikra-Cpp"





(a) Ikra-Cpp Layout: Compact SOA Layout



- Ikra-Cpp is a data layout DSL for SOA.
 - Combines **SOA performance** characteristics and notation of **object-oriented programming**.
- DynaSOAr is an extension of Ikra-Cpp with a dynamic memory allocator.
 - DynaSOAr and Ikra-Cpp have different layouts and different overheads.
- There are two kinds of overhead:
 - *Compiler overheads:* DSL makes core more complex, **compiler fails to optimize**.
 - Address computation overhead: DSL does some sort of memory address translation.
 In Ikra-Cpp, this translation is free. In DynaSOAr, it is not free!



東京工業大字

Data Layout DSL: Example





Fake Pointers

```
Body* b = new Body();
printf("%p\n", b); // e.g.: 0x03b8000b01fc0008 -- Not a valid memory address.
printf("%c\n", *reinterpret_cast<char*>(b)); // Probably crashes
```

- Object pointer **does not point to an actual memory location** (*fake pointer*), but encodes various information that is required for address translation.
- The main job of the data layout DSL is address translation.
 - Implemented entirely in C++.
 - Template metaprogramming: Field<...> classes are proxy types.
 - Operator overloading: Field<...> references (*lvalues*) can be implicitly converted to base type references.



Structure/Components of a Fake Pointer

	heap	sizeof(Block)						Computation overhead		
				~	Object slot ID (bits 0-5): 8	\sim	is much smaller than		
		2	NodeBase		Block address	(hits 6-49).	xb01fc0000	the performance benfit		
		i i	or subclass		Block consoity	(bite 50 55):	16	of the SOA data layout!		
<				•.		(DIIS 50-55). 4	+ 0			
					Type ID (bits 56	5-63): 3				
	VXNXNX	1/1/1/1/1/1/1/1/	AVA/VA/VA	L ·						
	<i>XXXXX</i>	XXXXXXX	<i>FAAAAA</i> AA	<u> </u>	0x03b8000b01fc0008	Field <nodeb< td=""><td>Base, 2></td><td>Object pointers</td><td>to not point to 1</td><td>memory</td></nodeb<>	Base, 2>	Object pointers	to not point to 1	memory
	ΓΧΧΧΧΧ	XXXXXXXX	XXXXXXX	<u> </u>						
	?				flaat diat(NiadaDaaatu			addresses. Inste	ad, we encode	all
/		I O I Nie de De eu			float dist(NodeBase" p	DI, NodeBase" p	2){	information that	is required for	addrose
<u> </u>	Spring	I ? I NODEBASE	e::springs		float $dx = p1 - pos_x$	$-p2-pos_x$		HIUIIIaliuii liiat	is required to a	1001635
	float[?]	NodeBase::pos	_x		return sart(dx*dx + d	$\frac{1}{2}$		computation/tra	anslation	
	float[?]	NodeBase::pos	_у			y uy), '				
$\langle \rangle$	(r	naybe additional SO	A arrays of subc	lasses)	Ľ F	^o hysical addres	ss?	Implemented with	h operator ove	rloading,
	Block cap	acity offse	t NodeBase mos	= sizeof	(Spring*[3]) + sizeof(float) = 28		template metapr	ogramming, ma	acios.

- Fields are defined with proxy types.
- Field address computation depends on the runtime type of an object. (Because the runtime type determines the object capacity of a block. The runtime type is not statically known.)



Address Computation Overhead: Hand-written SOA

```
struct SoaStruct {
  float pos_x[kNumObjects];
  float pos_y[kNumObjects];
  float vel_x[kNumObjects];
  float vel_y[kNumObjects];
  float force_x[kNumObjects];
  float force_y[kNumObjects];
  float mass[kNumObjects];
};
___global__ void codegen_test(SoaStruct* soa, int id) {
    soa->pos_y[id] = 1.2345f;
}
```

MOV R1, c[0x0][0x20]; MOV R2, c[0x0][0x148]; ISCADD R0.CC, R2.reuse, c[0x0][0x140], 0x2; SHR R2, R2, 0x1e; IADD.X R2, R2, c[0x0][0x144]; IADD32I R4.CC, R0, 0x4000000; MOV32I R0, 0x3f9e0419; IADD.X R3, RZ, R2; MOV R2, R4; STG.E [R2], R0;



Address Computation Overhead: DynaSOAr

LISTING 5.2: Field address computation

```
1 // Impl. conv. operator: E.g., convert Field<NodeBase, 2> to float& in Figure 5.4.
2 // BaseType: N-th predeclared type in B (within declare_field_types).
  template<typename B, int N>
  Field<B, N>::operator BaseType&() {
   int offset = ...; // Computed with templ. metaprog. offset<sub>B::fieldname</sub> in Figure 5.4.
   auto obj_ptr = reinterpret_cast<uint64_t>(this) - N;
   // Bits 0-49 and clear 6 least significant bits.
   auto* block_address = reinterpret_cast<char*>(obj_ptr & 0x3FFFFFFFFC0);
   int obj_slot_id = obj_ptr & 0x3F; // Bits 0-5
   int block_capacity = (obj_ptr & 0xFC0000000000) >> 50; // Bits 50-55
10
    auto* soa_array = reinterpret_cast<BaseType*>(
11
       block_address + field_offset * block_capacity);
   return soa_array[obj_slot_id];
14 }
```

```
_global__ void codegen_test(Body* b) {
    b->pos_y_ = 1.2345f;
}
```

MOV R1, c[0x0][0x20]; MOV R5. c[0x0][0x140]; MOV R2, c[0x0][0x144]; SHF.R.U64 R0, R5, 0x18, R2; LOP32I AND R0. R0. 0xff000000: SHR R0, R0, 0x16: LOP32I.AND R3, R5, 0xfffffc0; IADD32I R0, R0, 0x40: LOP32I AND R2, R2, 0xffff: LOP32I AND R5. R5. 0x3f; IADD R3.CC, R0 reuse, R3: SHR R0, R0, 0x1f; IADD.X R0, R0, R2; LEA R3.CC. R5.reuse, R3. 0x2: LEA.HI.X R0, R5, R0, RZ, 0x2; LEA R2.CC, R3 reuse, RZ: LEA.HI.X P0, R3, R3, RZ, R0; MOV32I R0. 0x3f9e0419: ST.E [R2], R0, P0;



Tokyo Institute of Technology

Measuring the Overhead of DynaSOAr's DSL





東京工業

Address Computation Overhead: Ikra-Cpp

Body* Body::get(int id) {
 return reinterpret_cast<Body*>(id)

3

7

template<typename T, int Index, int Offset, class Owner>
T* Field_<T, Index, Offset, Owner>::data_ptr() {
 Owner* obj = reinterpret_cast<Owner*>(this);
 return reinterpret_cast<T*>(Owner::storage
 + Offset * Owner::kMaxInst - sizeof(T)
 + sizeof(T) * reinterpret_cast<uintptr_t>(obj));

MOV R1, c[0x0][0x20]; MOV32I R2, 0x0; MOV R0, c[0x0][0x140]; MOV32I R3, 0x0; MOV R5, c[0x0][0x144]; LEA R2.CC, R0.reuse, R2, 0x2; LEA.HI.X R3, R0, R3, R5, 0x2; MOV32I R0, 0x3f9e0419; STG.E [R2+0x138b0], R0;

Very similar to hand-written SOA assembly. Practically no overhead. For Ikra-Cpp CPU mode: Identical assembly code.

_global__ void codegen_test(Body* b)
b->pos_y_ = 1.2345f;



41

Measuring the Overhead of Ikra-Cpp's DSL

L2 Cache

 10^{4}

103

L3 Cache

Intel Core i7-5960)

106

Ikra-Cpp

AOS

-- AOS-32

102

Hand-written SOA

L1 Cache



FIGURE 4.6: Host mode running time



FIGURE 4.7: Device mode running time

No overhead of Ikra-Cpp over hand-written SOA *CPU:* Same assembly code generated. *GPU:* Slightly different assembly code, but almost same performance.



Conclusion

- Minimal overhead due to data layout DSL.
 - *Ikra-Cpp:* No overhead at all → Compiler can generate efficient code.
 (But problems with vectorization in mode CPU!)
 - *DynaSOAr:* Some overhead due to more complex address translation.
 - Overhead is much lower than the benefit of SOA.
 - N-Body is getting a bit faster due to cache associativity issues.
- Address translation is usually done at the compiler/OS/hardware level, but we do it in C++ due for engineering reasons.



"Discuss Integration with Mainstream Parallel Languages such as **OpenMP**"



Run-Time vs. Compile-Time Coalescing

- Vectorization on x86: SSE (Streaming SIMD Extensions)
- Generate vector assembly instructions: E.g.: movdqa



Source: https://stackoverflow.com/questions/5 6966466/memory-coalescing-vs-vecto rized-memory-access

Run-Time vs. Compile-Time Coalescing



Memory Coalescing vs. Vectorized Memory Access

Asked 18 days ago Active 18 days ago Viewed 127 times

I am trying to understand the relationship between **memory coalescing** on NVIDIA GPUs/CUDA and **vectorized memory access** on x86-SSE/C++.

It is my understanding that:

- Memory coalescing is a run-time optimization of the memory controller (implemented in hardware). How many memory transactions are required to fulfill the load/store of a warp is determined at run-time. A load/store instruction of a warp may be <u>issued repeatedly</u> unless there is perfect coalescing.
- Memory vectorization is a **compile-time** optimization. The number of memory transactions for a vectorized load/store is fixed. Each vector load/store instruction is issued exactly once.
- Coalescable GPU load/store instructions are more expressive than SSE vector load/store instructions. E.g., a st.global.s32 PTX instruction may store into 32 arbitrary memory locations (warp size 32), whereas a movdga SSE instruction can only store into a consecutive block of memory.
- Memory coalescing in CUDA seems to guarantee efficient vectorized memory access (when
 accesses are coalescable), whereas on x86-SSE, we have to hope that the compiler actually
 vectorizes the code (it may fail to do so) or vectorize code manually with SSE intrinsics, which is
 more difficult for programmers.

Is this correct? Did I miss an important aspect (thread masking, maybe)?

Now, why do GPUs have run-time coalescing? This probably requires extra circuits in hardware. What are the main benefits over compile-time coalescing as in CPUs? Are there applications/memory access patterns that are harder to implement on CPUs because of missing run-time coalescing?

cuda gpu cpu-architecture simd coalescing

share edit delete flag

edited Jul 10 at 8:37 Peter Cordes 151k • 21 • 239 • 385 asked Jul 10 at 8:26
Matthias Springer
20 • 4

I asked this question on StackOverflow and it sparked an interesting discussion...

https://stackoverflow.com/questions/56966466 /memory-coalescing-vs-vectorized-memory-ac cess

the addressing flexibility afforded by memory coalescing (as compared to your movdqa example) allows
 the CUDA programmer to write arbitrary thread code and expect functionally correct results. There is presumably some value to this. The programmer is allowed to do inefficient things for ease of programming, but has a roadmap to maximum performance/efficiency of use of the memory subsystem. Giving the programmer both options is considered to be of value. – Robert Crovella Jul 10 at 15:00





OpenMP SIMD Support





OpenMP SIMD Support

SIMD-parallel for loops since OpenMP 4.0

float r[N]; float a[N]; float b[N];

```
void example() {
    #pragma omp parallel for simd
    for (int i = 0; i < N; ++i) {
        r[i] = func(a[i], b[i]);
        Functions OK!</pre>
```

#pragma omp declare simd
float func(float p1, float p2) {
 return p1 + p2;



OpenMP SIMD Support

• SIMD-parallel for loops since OpenMP 4.0

float r[N]; float a[N]; float b[N];





DynaSOAr parallel_do in OpenMP

- parallel_do<T, &T::func> is a parallel for loop, but it is not in canonical form! It is more like a parallel iterator.
 - int main() {
 auto* h allocator = new AllocatorHandle<AllocatorT>();
 - #pragma omp parallel for simd
 for (Body& b : h_allocator->get_objects<Body>()) {
 b.update(/*dt=*/ 0.5f);

h_allocator->parallel_do<Body, &Body::update>(0.5f);

Problem: DynaSOAr object space is not an array.

(a) Co	ompact SOA Layout: 3 memory	transactions requir	red	(c) Clustered SOA L	ayout: 3 memory 1	transactions required	
	pos_x1 pos_x2 pos_x4 pos_x5 pos_x5 pos_x5 pos_x7 pos_x7	pos_X ₉ pos_X ₁₀ pos_X ₁₂		i pos_x ₁ pos_x ₂	pos_X ₄ pos_X ₅ pos_X ₇ pos_X ₈	; pos_x ₉ pos_x ₁₁ pos_x ₁₂	
	0x001000			0x001000		0x008000	49



Conclusion

- Could DynaSOAr (parallel_do) be implemented in OpenMP? **Yes**
- But depends on the compiler to detect SIMD-suitable access patterns. In practice, **it will not work well!** (This is a general problem of SIMD.)

```
template<typename T, void (T::*func)()>
void parallel_do() {
    #pragma omp parallel for _____ thread parallelism
    for (int i = 0; i < h_allocator->get_num blocks<T>(); ++i) {
        Block<T>* block = h allocator->get ith allocated block<T>(i);
        #pragma omp parallel for simd _____SIMD parallelism
        for (int j = 0; j < 64; ++j) {
            (block->get ith object(j)->*func)();
                                      OpenMP is unlikely to generate efficient
                                      vector code (due to SOA data layout DSL)
```